

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5

FAILURE SCAN CHAIN DETERMINATION MODE




FIG. 6




FIG. 7

21 FAILURE REGISTER DETERMINATION MODE





FIG. 8



9/43

FIG. 9





FIG. 10



11/43

FIG. 11




FIG. 12





FIG. 13



13/43

FIG. 14






FIG. 15




15/43

FIG. 16



16/43

FIG. 17



17/43

FIG. 18




FIG. 19




FIG. 20





FIG. 21

FAILURE SCAN CHAIN DETERMINATION MODE



21/43

FIG. 22




FIG. 23





FIG. 24



24/43

FIG. 25




FIG. 26






FIG. 27



27/43


FIG. 28



28/43


FIG. 29

21 FAILURE PATTERN DETERMINATION MODE



29/43

FIG. 30



30/43

FIG. 31




FIG. 32




FIG. 33




FIG. 34




FIG. 35

	XOR (96a)	XOR (96b)	XOR (96c)	
RESET	0	0	0	0 · · · 0
SET 1	1	0	0	0 · · · 0
SET 2	0	1	0	0 · · · 0
SET 3	0	0	1	0 · · · 0
•	0	0	0	· · · 0
•	•	•	•	· · · 1

FIG. 36




FIG. 37




FIG. 38





FIG. 39



39/43

FIG. 40




FIG. 41




FIG. 42




FIG. 43




FIG. 44




FIG. 45

